A 4 GS/s,1.8 V Multiplexer encoder based Flash ADC using TIQ Technique.

Liyaqat Nazir, Roohie Naaz Mir Computer Science and Engineering. National Institute of Technology, Srinagar J&K, India. liyaqatnazir_sofi@yahoo.in naaz310@nitsri.net

Abstract— Analog-to-Digital converters (ADC) are useful components in signal processing and communication systems. In the digital signal processing (DSP) low power and low voltage are of prime concern and it is challenging to design high speed mixed signal circuits. This paper describes the ultra high speed ADC design using a 2x1 multiplexer based encoder that is highly suitable and accurate. Speed is an important parameter that is enhanced by using 2x1 multiplexer encoding network. In this paper a 4-bit, 1.8 V, high speed, low power, and low voltage CMOS flash ADC for SoC applications has been proposed. The 4-bit Flash type ADC has been designed with a step size of 0.038125 V. The proposed ADC architecture utilizes the Threshold Inverter Quantization (TIQ) technique that uses two cascaded Complementary Metal oxide semiconductor (CMOS) inverters as a comparator. The high speed and low power TIQ flash ADC architecture is designed and simulated using level 3 spice models. The ADC is designed with a 4 bit resolution and is simulated in 0.12 µm standard CMOS that offers a high data conversion rate of 4 Giga Samples/sec. Differential (DNL) errors measured are between -0.174 LSB to +0.256LSB. The ADC consumes 6.2031 mW from a 1.8 V supply with dynamic range of 600 mV

Keywords— Analog to Digital Converter, Digital signal processing, System on Chip, Threshold Inverter Quantization

I. INTRODUCTION

In the design of mixed-signal and system on chip (SoC) applications, the analog-to-digital converter (ADC) is a key functional block which limits the performance and speed of the system. Nowadays there are different types of ADCs available, which depend on the type of applications. ADCs are mostly classified as of three main categories; depending on their speed of operation. The three types of ADCs are a low speed serial ADC, medium speed ADC and high speed ADC. The serial ADC has a very high resolution but they operate at lower conversion speeds. The high speed ADC's support the high speed operation, offering error free conversion at very high frequencies but have relatively low resolution. Based on various topologies, different types of ADC's are: 1) Flash ADC, 2) Sigma delta ADC, 3) Ramp counter ADC and 4) Successive approximation ADC [1]. The different topologies in ADC's are designed using different technologies, the three main types of technologies used in data converters are the CMOS technology, the bipolar technology, and the Gallium Arsenide (GaAs) technology. SiCMOS technology has CMOS

Najeeb-ud-din Hakim Electronics and Communication Engineering. National Institute of Technology, Srinagar J&K, India. najeeb@nitsri.net

devices that have high noise immunity and low static power consumption [2-5]. CMOS technology also allows a high density of logic functions on a chip. It is primarily for this reason that CMOS became the most widely used technology to be implemented in VLSI chips. The work in this paper focuses on designing a low power, high speed analog to digital converter. In order to achieve maximum possible speed, Flash ADC topology have been used. Further CMOS technology has been adopted in order to consume less power. Flash ADC is the fastest ADC of all the various topologies available. It works faster just because of its parallel comparator array that facilitates parallel data conversion. Flash ADC design has been widely defined, and has different architectures, resolutions, sampling rates, power consumptions, and a range operating temperatures. These features available in a flash ADC are of prime importance. The work in this paper mainly focuses on 4bit resolution. One of the most important features of flash ADC is that it has a large power dissipation and large chip area. The power dissipation increases with the speed and resolution. This results in limitations for Flash ADC at higher resolution. For a high-speed application, resolution and power consumption are key parameters. Generally the resolution is kept fixed once the ADC is designed for a particular application. On the other hand the power dissipation by a data converter varies with the sampling rate or the rate of conversion of analog signal, higher power is consumed at higher speeds. It is desirable to design an ADC that can operate at higher speed and will consume less power. In designing the high speed ADCs, the various blocks of ADC play an important role in speed, power performance. The code converter block of the ADC affects the speed parameter in the order of GS/s. ROM encoder [7-8] and fat tree encoders [9] are usually employed as code converters but these converters require a '01' generator to convert thermometer code into the 1-out-of-n code and then into binary code. Due to two step conversion process these converters introduce a large propagation delay of the order of ns [10], resulting in the speed limitation of up to few MHz. The usual implementation of encoder has been read-only memory (ROM), programmable logic array (PLA) circuits, and Fat tree encoder[16-18]. ROM implementation as compared to Fat tree encoder implementation is easier [12], but both of the encoding networks limit the speed to few hundred MS/sec. Fat tree gives an improved speed at cost of higher power dissipation than ROM type. The 2x1 multiplexer encoder based flash ADC which is implemented in this paper out performs all presented ADC's. Flash ADC when designed using a faster technology of inverter [6], this resulted in a design of a faster ADC having faster inverter known as threshold inverter quantization (TIQ) ADC. TIQ technology makes ADC very fast and provides high conversion speed, besides reducing power dissipation of the data converter. The 2x1 multiplexer if used can out performs both the encoding networks especially when used with TIQ type of comparator technique using powerful CMOS technology. The work in this paper is carried out for a 4-bit Flash type ADC implementation using a 2x1 multiplexer encoding network. Although ADCs with 6-bit, 8-bit and 10-bit resolution also had been presented. The Flash ADC in this work has been designed for a 4-bit resolution using standard 0.12 um CMOS technology and implemented using the efficient technique called TIQ for comparator design and multiplexer based encoding network. The figure 1 shows the block diagram of the 4-bit Flash ADC implemented using TIQ technique with 2x1 multiplexer based encoding network. Simulation results showed a large improvement in the performance parameters. This paper is organized as follows: section I provide the introduction, section II starts with the related work carried out in the field of 4-bit Flash ADC Design. Section III provides details about the design process of 4-bit TIQ ADC and discusses the variations and mismatch effects. Section IV provides the implementation details and depicts the results. Section V provide the conclusions and references are listed in the end.



Figure1.Block Diagram of 2x1encoder based Flash ADC

II. Related Work

Traditionally high speed, and lower power conversion has been achieved by using different techniques and calibration methods. Design and implementation of an ultra-low-power, 4bit 90nm CMOS Flash ADC based on gate-able comparators was carried out in [23], the design takes full advantage of comparator redundancy in order to achieve low power operation. With the power gating capabilities the design provides a peak speed of 2.5 GS/s only and consumes 30 mW of power. A 4-bit, 0.18 um, 2 GS/s flash ADC with 970.2 MHz input is presented in [24]. The analog part of this ADC in this work is fully pipelined, providing sampling rate of 2 GS/s only. It consumed 42 mW with a 1.8 V power supply. The work presented in [25], shows a low-power flash analog-to-digital converter (ADC) using logic gates as comparators. The work is more focused on reducing the static currents causing static power dissipations but speed parameters not have been taken into account. With the use of logic gate comparators, designers successfully reduced the static current typically up to 63 µA, and at 200 Mega sample per second (MS/sec), a conversion delay of 12.55 ns (~79.6 MHz) has been achieved. [26] proposes a CMOS technology based Flash ADC requiring 3.3 V supply, operating at 3-bit, 4-bit, 5-bit and 6-bit precision depending upon control inputs that change the resolution of data converter. The proposed data converter was designed in 0.35 um technology. The primary parameter considered here is Resolution, the work shows a design of a data converter which can work on 3-bit,4-bit,5-bit,6-bit resolution application but the speed and power dissipation are not considered as the proposed architecture was able to attain a maximum speed of 200 MS/sec only at max resolution. [27] describes a low power high speed 4-Bit TIQ based CMOS Flash ADC. The proposed design in it uses TIQ technique but implements the ADC using FAT tree type encoding network. The design is implemented using 0.12 µm process technology and is able to provide the conversion speed of 1GS/sec only. A different design is proposed in [28]. The work is carried out using standard CMOS technology of 45 nm. The ADC is best suitable for serial links in new communication technologies that require high speed but have ultra low power requirement, the input frequency for the said ADC is 1 GHz which results in a DNL of less than 0.5 LSB and INL less than 0.7 LSB and is within the acceptable limits to guarantee the monotonicity of the data converter. The complete ADC consumes less than 145 uwatts. It requires only 0.7 V supply voltage although at low power applications the ADC gives better performance but speed is still 1GHz only. This paper presents an ultrafast CMOS Flash A/D converter design. To achieve high speed in CMOS, the featured A/D converter utilizes the threshold inverter quantization (TIQ) technique and provides a conversion speed of 4 GS/s.

III. DESIGN.

A. Thereshold Inverter Quantisation

The comparator is the most important part of ADC. The TIQ technique is based on systematic transistor sizing of a CMOS inverter which eliminates the resistor array implementation of conventional comparator in the flash designs [1], [6]. This results in very lesser static power consumption, making it suitable for low power application. Each TIQ comparator is made of two cascaded comparators as shown in figure 2. The first inverter is designed with a unique threshold voltage for each step of input Voltage. The form factor for the CMOS inverter at first stage is appropriately selected and corresponding thereshold voltage for all TIQ comparators is set. The second inverter is designed with a constant form factor in order to have symmetric rise and fall times. The inverter threshold voltage Vm is defined as Vin = Vout in the voltage Transfer Characteristic (VTC) of an inverter. The Vm is internal to a comparator and is fixed for each comparator. The mathematical equation used to represent Vm is:

$$V_m = \frac{\left((V_{dd} - |V_{tp}| + V_{tn}) \sqrt{\frac{k_p}{k_n}} \right)}{\left(1 + \sqrt{\frac{k_p}{k_n}} \right)} \tag{1}$$

where V_{tp} and V_{tn} represent the threshold voltages of the PMOS and NMOS devices respectively And

$$k_p = (W/L)_p. \mu_p . C_o$$

 $k_n = (W/L)_n$. μ_n . C_{ox}

Where W_p and W_n are the widths of PMOS and NMOS respectively. μ_p and μ_n are the hole and electron mobility respectively. C_{ox} is the gate oxide thickness, L the channel length of devices. The equation 1 is derived by assuming that



Figure 2.TIQ Comparators for 4 bit ADC

both the transistors operate in active region. Gate oxide for both devices is same. Lengths of the devices (L_p and L_n) is also fixed. From the equation 1 we can see that increasing width of NMOS makes V_m smaller and increasing width of PMOS makes V_m larger [4]. Hence with the fixed channel length of the both devices, we can get the desired threshold voltage of an inverter by simply changing the MOS shape factor or aspect ratio (S), S = W/L of the devices used. Since the length is not a degree of design freedom in the design methods, hence the widh of the devices i.e the widths of the PMOS and NMOS transistors are changed in order to achieve a desired threshold voltage. The design can also show degraded performance because of the variations in the threshold voltage of a comparator resulted due to the fluctuations in the supply voltage. Smaller fluctuations in the supply voltage of order of ± 6 mV can show a marked variation in threshold voltage as shown in the figure 3. For the 0.12 μ m technology with a nominal temperature of 27 °C and supply voltage of 1.8 V, V_{th}



for the designed comparator has an average value of 0.8956 volts and a standard deviation of 24.99 mV. It is observed that with $\pm 0.5\%$ change in the supply voltage of the data converter there is a $\pm 0.27\%$ change in the value of threshold voltage

B. TIQ Comparator

Comparator is a key design component of ADC. A total of $(2^n$ -1) differential amplifiers working as comparators are required for an n-bit ADC. Design methods and the automation of the comparator circuit layout generation for a flash A/D converter are has been reported in [29]. TIQ comparator role is to convert an input voltage (Vin) into logic '1' or '0' by comparing a reference voltage (Vref) with Vin .When the input signal voltage is less than the reference voltage, then the comparator output is at logic '0'. When the input signal is higher than the reference voltage, the comparator output is at logic '1'. Comparator gives 2n-1 levels of output for reference voltage. The Flash ADC performance depends on comparator input signal without jitter [21]. Therefore, this comparator consists of differential amplifiers. In this design, low leakage current MOS devices are used in order to keep the power consumption as small as possible. The sizes of the NMOS and PMOS transistors used in the proposed architecture of flash ADC corresponding to the minimum and maximum threshold voltages are shown in table I.

C. Gain Booster

The gain-boosting technique improves accuracy of the cascaded CMOS circuits without any speed penalty. This can be achieved by increasing the effect of the cascade transistor by means of an additional gain stage. Gain boosting stage consists of two cascading inverters with same circuit as comparator, except that the transistor sizes of each gain booster are smaller and identical to each other. The gain boosters make sharp thresholding of comparator output and provide full digital output voltage swing. The sizes of gain boosters are determined to obtain low rise and fall times.

TABLE I: SIZES OF THE TRANSISTORS FOR THRESHOLD VOLTAGES OF 4-BIT FLASH ADC

Comparator	Vthreshold (Volts)	Wn (µm)	Wp (μm)
1	0.5000	0.384	0.206
2	0.538125	0.325	0.200
3	0.57625	0.282	0.200
4	0.614375	0.218	0.200
5	0.6525	0.2465	0.200
6	0.690625	0.19295	0.200
7	0.72875	0.171	0.200
8	0.766875	0.240	0.318
9	0.80500	0.210	0.312
10	0.843125	0.210	0.35
11	0.88125	0.210	0.393
12	0.919375	0.200	0.42
13	0.9575	0.200	0.472
14	0.995625	0.190	0.501
15	1.03375	0.180	0.537



Figure 4 .Implementation of 2x1 Multiplexer based encoder

IV. IMPLEMENTATION DETAILS.

A. 2x1 multiplexer based encoder architechture.

For an N-bit flash ADC the most significant bit (MSB) of binary output is high if more than half of the outputs in thermometer scale are at logic 1 [22]. Hence MSB is same as thermometer output at level 2N-1. To find the value at second most significant bit (MSB-1), original thermometer scale is divided into two partial thermometer scales, separated by output level at 2N-1. The partial thermometer scale to decode is chosen by a set of 2:1 Multiplexers where previous decoded binary output is connected to the control input of multiplexers. MSB-1 is then found from chosen partial thermometer scale in the same way as MSB was found from the full thermometer scale.

The chosen scale contains information about MSB-1, i.e. lower partial thermometer scale if output at level 2N-1 is logic. 0, otherwise upper partial thermometer scale is used. This is continued recursively until only one 2:1 multiplexer remains. Its output is least significant bit of binary output. Due to its regular structure, it can easily be expanded to operate in a system of higher resolution than 5-bits. A 5-bit multiplexer-based decoder is shown in Figure 4, which is built by 2:1 multiplexers and inverters.

B. Results and discussion

The proposed TIQ flash ADC has been designed with standard CMOS technology parameters keeping length of channel equal to $0.12 \mu m$, with 1.8V supply. The encoder used is shown in

figure 4, HSPICE model (BSIM3) has been used for the experimental simulations. All the simulations are carried in Agilent Advanced Design system 2009. The output of the comparator array is shown in figure 5. The simulation of TIQ flash ADC output for a highly linear ramp input and a sinusoidal input signal are shown in figure 6 and figure 7 respectively. The total power dissipation by the TIQ flash ADC using the 2x1 multiplexing encoding network is shown in figure 8. Simulation results showed the power dissipation for the proposed architecture resulted in 6.2013 mW. Figure 9



Figure 5. output of TIQ comparators with ramp input



Figure 7. Transient analysis with sinusoidal input.

given below shows the DNL measurements for the design in LSBs. The simulation results for the ADC design are given in the table II given below. The transient analysis of the TIQ flash ADC was carried out and the simulation results showed that the output patterns are glitch free.



Figure 8. Power dissipation by TIQ Flash ADC with proposed encoding network.



Figure 9. DNL measurments for the proposed architecture.

TABLE II. SIMULATION RESULTS OF 4-BIT TIQ FLASH ADC USING 2X1 MULTIPLEXER BASED ENCODER.

CMOS Technology	0.12 μm	
Resolution	4 bits	
Power Supply	1.8 Volt	
Dynamic Range	500mV to 1110 mV	
VLSB	0.038125 V	
Power consumption	6.2031 mW	
Speed	4 GS/s	
DNL	-0.174 LSB to +0.256LSB	
Offset error	0.5V	

V. CONCLUSION.

In this paper the proposed architecture for a 4- bit Flash type ADC has been designed. A simple and fast Analog to Digital converter architecture that uses 2x1 multiplexer logic based encoder to offer higher data conversion rates is presented. The presented ADC mentains a low power consumption level as compaired to previously reported 4-bit ADCs. The presented work on ADC has a step size of 0.038125 V and uses 2x1 multiplexer based encoder network. Simulations for the transient analysis are carried out in order to measure important performance parameters. Three main ADC parameters i.e power consumed, highest conversion speed achieved and DNL were measured. Differential (DNL) errors measured are between -0.174 LSB to +0.256LSB 035676LSB. The step size i.e. VLSB is equal 0.038125 V. The ADC consumes 6.2031 mW from a 1.8V supply. Also the newly designed architecture offers a maximum speed of up to 4 Gs/s.

REFERENCES

- G. Rajshekhar and M S Bhatt, "Design of resolution adaptive TIQ Flash ADC using AMS 0.35µm technology", Proceedings of international conference on electronic design, Penang, Malaysia.pp 1-6,December 2008.
- [2] R. X. Gu and M. I. Elmasry, "Power dissipation analysis and optimization of deep submicron CMOS digital circuits", IEEE Journal of solid-state circuits, vol. 31, no. 5, pp.707-713, May1996.
- [3] J. P. Halter and F. N. Na jm, "A gate-level leakage power reduction method for ultra-low-power CMOS circuits", Proceedings of CICC, pp. 475-478, May 1997.
- [4] A. Ferre and J. Figueras, "On estimating leakage power consumption for submicron CMOS digital circuits", Proceedings of. of PATMOS, pp. 269-279, Oct. 1997.
- [5] D. T. Blaauw, A. Dharchoudhury, R. Panda, S. Sirichotiyakul, C. Oh, and T. Edward "Emerging power management tools for processor design", in Proceedings. of ISLPED, pp. 143-148, Aug. 1998.
- [6] J Yoo, K Choi, and A Tangel, "A 1-GSPS CMOS Flash A/D Converter for System-on-Chip Applications", Proceedings. IEEE Computer Society Workshop onVLSI, Orlando, Florida, USA, pp135 – 139, 2001.
- [7] X. Jiang, Z. Wang and M.F Chang, "A 2GS/s 6-b ADC in 0.18μm CMOS,", proceedings IEEE International Solid-State Circuits Conference, vol. 1, pp. 9-13, Feb. 2003.
- [8] M. Choi and A. Abidi, "A 6-b 1.3 Gsamples/s A/D converter in0.35 µm CMOS,",IEEE Journal of Solid-State Circuits, vol. 36, pp. 1847-1858, Dec. 2001.
- [9] P.C.S. Scholtens and M. Bertregt, "A 6-bit 1.6 Gsamples/s FlashADC in 0.18 μm CMOS using Averaging Termination," IEEE Journal of Solid-State Circuits, vol. 37, no. 12, December 2002.
- [10] M.Wang, C I H Chen, S.Radhakrishnan, "Low-Power 4-b 2.5 GSPS Pipelined Flash Analog-to- Digital Converter in 130nm", Proceedings IEEE Instrumentation and measurement,pp1064-73, June 2007.
- [11] D. Lee, J. Yoo, K. Choi and J. Ghaznavi, "Fat-tree encoder design for ultra-high speed flash analogto- digital converters", Proceedings IEEE Midwest Symposium on Circuits and Systems, 2002.
- [12] Jincheol Yoo, Kyusun Choi, Jahan Ghaznavi, "A 0.07µm CMOS Flash Analog-to-Digital Converter for High Speed and Low Voltage Applications", Proceedings of the 13th ACM Great

Lakes Symposium on VLSI 2003, Washington, DC, USA, April 28-29, 2003.

- [13] ADC based on simulation results for different resolutions", proceedings of International conference on information and multimedia technology, pp533 – 537, 2009.
- [14] S.Padoan, A.Boni, C.Morandi, F Venturi, "A novel codingschemes for the ROM of parallel ADCs, featuring reducedconversion noise in the case of single bubbles in thethermometer code", IEEE International Conference onCircuits and Systems, vol. 2, pp. 271-274, Sep. 1998.
- [15] E. Säll, "Implementation of Flash Analog-to-DigitalConverters in Silicon-On-Insulator Technology," LinköpingStudies in Science and Technology, Thesis No. 1213, ISBN91-85457-79-5, Linköping, Sweden, Dec. 21, 2005.
- [16] S. Sheikhaei, S. Mirabbasi, and A. Ivanov, "An encoder for a 5GS/s 4bit flash ADC in 0.18µm CMOS," CCECE 2005, pp. 698–701, May 2005.
- [17] .R. Kanan, F. Kaess, and M. Declercq, "A 640mW High Accuracy8-bit 1GHz Flash ADC Encoder," in proceedings of IEEE International Symposium on Circuits and Systems, vol 2,pp 420–423, 1999.
- [18] D. Lee, J. Yoo, K. Choi, and J. Ghaznavi, "Fat-tree encoder design for ultrahigh speed flash analog-todigital converters," in Proceedings of IEEE Midwest Symp. Circuits Syst, pp. 233–236, Aug 2002.
- [19] M. Flynn and D. Allstot, "CMOS folding ADCs with current-mode interpolation", IEEE Journal of Solid-State Circuits, vol. 31, pp. 1248– 1257, Sept.1996.
- [20] S. Kim and M. Song, "An 8-b 200 MSPS CMOS A/D converter foranalog interface module of TFTLCD driver," in Proceedings of IEEE Int. Symp.Circuits and Systems, pp. 528–531, 2001.
- [21] Shailesh Radhakrishnan, Mingzhen Wang and Chien-In Henry Chen, "Low-Power 4-b 2.5GSPS Pipelined Flash Analog-to-Digital Converters in 0.13um CMOS", in proceedings of IEEE Instrumentation and Measurement Technology Conference, vol. 1, pp 287-292, May 2005.
- [22] E. Säll, and M. Vesterbacka, "A multiplexer-based decoder for flash analog-to-digital converters," in proceedings of TENCON, Nov. 21-24,2004.
- [23] Timmy Sundström and Atila Alvandpour, "A 2.5-GS/s 30-mW 4-bit Flash ADC in 90nm CMOS", NORCHIP, 16-17 Nov. 2008.
- [24] Lianhong Wu, Fengyi Huang, Yang Gao, Yan Wang, Jia Cheng, "A 42 mW 2 GS/s 4-bit flash ADC in 0.18-μm CMOS", in proceedings of International Confrence on Wireless Communications & Signal Processing.(WCSP 2009), 13-15 Nov. 2009.
- [25] Guolei Yu and Liter Siek, "Low-power 4-bit flash ADC for digitally controlled DC-DC converter", Integrated Circuits (ISIC), 2011 13th International Symposium, pp 605 – 608,12-14 Dec. 2011.
- [26] Rajashekar G and M S Bhat, "Design of Resolution Adaptive TIQ Flash ADC using AMS 0.35µm technology", in proceedings of International Conference on Electronic Design(ICED 2008), Dec. 2008.
- [27] Parvaiz Ahmad Bhat, Roohie Naaz Mir, "Design of Low Power High Speed 4-Bit TIQ Based CMOS Flash ADC", in Proceedings of International Conference on Advances in Computing Advances in Intelligent Systems and Computing vol. 174, pp 319-328,2012.
- [28] S.S. Khot,Dr. P.W. Wani,Dr. M S Sutaone, Shubhang Tripathi, "Design of a 45nm TIQ Comparator for High Speed and Low Power 4-bit Flash ADC", in proceedings of International. confrence on Advances in Electrical & Electronics (ACEEE),vol. 2, no. 01,Feb 2011.
- [29] D. Lee, J. Yoo, and K. Choi, "Design method and automation of comparator generation for Flash A/D converter", proceedings. Int. Symposium. Quality Electronic design (ISQED), pp. 138-142, Mar. 2002